Home > General > Today’s GCC 4.6.2 compiler flags will be…

Today’s GCC 4.6.2 compiler flags will be…

-m32 -g0 -Os -flto=4 -fwhole-program -fuse-linker-plugin -march=native -mmmx -msse -mfpmath=sse -mcx16 -mssse3 -msse4.1 -msse2 -std=c++11 -Wall -Wshadow -Wno-deprecated -Winvalid-pch -Wno-array-bounds -Werror -Wno-strict-aliasing -Wno-unused-result -fno-stack-protector -ftracer -pthread

Interested to see if -Os has any noticeable improvement over -O3.

make -j33 or  — if I’m feeling frisky —  make -j.

cpuinfo shows 8 of these (it’s a dual four-core box)

~/pn/WW2/src$ cat /proc/cpuinfo
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 23
model name : Intel(R) Xeon(R) CPU L5420 @ 2.50GHz
stepping : 10
cpu MHz : 600.000
cache size : 6144 KB
physical id : 0
siblings : 4
core id : 0
cpu cores : 4
apicid : 0
initial apicid : 0
fdiv_bug : no
hlt_bug : no
f00f_bug : no
coma_bug : no
fpu : yes
fpu_exception : yes
cpuid level : 13
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe nx lm constant_tsc arch_perfmon pebs bts aperfmperf pni dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca sse4_1 xsave lahf_lm dts tpr_shadow vnmi flexpriority
bogomips : 5000.00
clflush size : 64
cache_alignment : 64
address sizes : 38 bits physical, 48 bits virtual
power management:
Categories: General
  1. No comments yet.
  1. No trackbacks yet.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s

Follow

Get every new post delivered to your Inbox.

Join 216 other followers

%d bloggers like this: